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Abstract| Architectural synthesis for digital signal pro-
cessing (DSP) is the automatic generation of a VLSI imple-
mentation of a DSP algorithm. In this process, it is desirable
to estimate the power consumption of potential solutions.
The estimation should be fast and accurate. The dual-bit-
type estimation method known from literature was taken as
a basis and adapted for the goals of this research. Experi-
mental results show that the followed approach gives useful
results.
I. Introduction
T
HE research reported in this paper is related to VLSI
implementations of digital signal processing (DSP) al-
gorithms using architectural synthesis (or high-level synthe-
sis) [1{4]. Architectural synthesis is the process of translat-
ing an algorithmic description, as e.g. represented in a data-
ow graph [5], into a description at the register-transfer
level (RT level), a structural description consisting of an
interconnection of functional units, memories and a con-
troller. Traditionally, synthesis methods had the goal to
minimize either the area for a given iteration period (time-
constrained scheduling) or the iteration period given a set
of resources (resource-constrained scheduling). In recent
years, the minimization of power in VLSI design has re-
ceived more and more attention (see e.g. [6{10]).
In its search for a solution that consumes minimal power,
architectural synthesis will usually generate several (par-
tial) solutions and estimate their power consumption (see
e.g. [11, 12]). This paper presents power estimation tech-
niques that can be used by an architectural synthesis sys-
tem for DSP algorithms.
The paper is organized as follows. After a presentation
of the hardware model used, the main principles of high-
level power estimation are reviewed. Then, the \dual bit
type" method on which the research of this paper is based,
is introduced followed by some details specic to the hard-
ware model. Experimental results showing the usefulness
of the approach are nally presented.
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Fig. 1. The hardware model used.
II. The Hardware Model for Architectural
Synthesis
When designing algorithms for architectural synthesis,
one of the issues to be settled is the type of hardware that
will be generated: the types of hardware units that are
allowed, the constraints imposed on the way that these
units may be interconnected, the number of clock phases,
etc. [13]. This set of properties of the target hardware is
normally called the hardware model.
An impression of the hardware model used for the re-
search of this paper is given Fig. 1. The model has been
kept as simple as possible in order to facilitate the coding of
a simple synthesis algorithm. Note that power estimation
and not synthesis was the main goal of this research. The
model contains at least one functional unit (FU), a unit
that performs a computation such as an adder, multiplier
or ALU taken from a module library. Here, the module
library only contains two FUs: a carry-ripple adder and an
array multiplier. Both terminate their executions within a
single control step (clock cycle).
FUs have registers at their inputs (so operation chain-
ing is not allowed). These registers take their inputs from
a private bus (no multiplexers are used), called an input
Published in IEEE ProRISC Workshop on Circuits, Systems and Signal Processing, 415-422, 1997
which should be used for any reference to this work
1
bus. FUs can write to any of the input buses using tristate
drivers. Stand-alone registers are used to store interme-
diate values that cannot be directly passed to a next FU.
These registers also have a private input bus and can write
to any input bus using tristate drivers.
Constant signals used for multiplications are not stored
in a memory but are hardwired by connecting the individual
input bits of a tristate driver to either positive or negative
power supply.
The type of algorithms considered for synthesis do not
contain conditional constructs and can be represented by
iterative data-ow graphs (IDFGs) [14]. Therefore, the con-
troller does not need to receive any status signals from the
data path. It cycles through a linearly ordered set of states
and generates the correct enable signals for the registers
and the tristate drivers.
The complete design is realized in standard cells using
VHDL synthesis.
III. High-Level Power Estimation Methods
One, basically, has two requirements for a power estima-
tion method during architectural synthesis:
 the method should be fast to compute as it will be
invoked many times;
 the method should be reliable; it is important that the
ranking of design alternatives based on the estimation
values is the same as the ranking based on actual val-
ues; the error between estimation and actual values is
of secondary importance.
Obviously, the more detail is taken into account the more
accurate an estimation will be. In VLSI design, a power
estimation based on circuit-level simulation will normally
be more precise than a switch-level simulation. When one
continues to go up in the level of abstraction through gate
level and the RT level to the system level, the degree of
accuracy of estimations will decrease as the modeling be-
comes less detailed. On the other hand, the computational
eort necessary for the estimation will decrease as well.
The main source of energy consumption in an integrated
circuit is the charging of parasitic capacitances [15]. Each
capacitance C will require
1
2
CV
2
dd
of energy when charged
from 0 V to the positive supply voltage V
dd
. This corre-
sponds to the situation that the signal connected to the
capacitance makes a 0! 1 transition.
The challenge of power estimation is to know the capac-
itance values in the entire circuit and the average number
of times that each capacitance is charged per second for
a typical input data stream without the necessity to take
all circuit details and signal properties into account. The
general expression for the power consumption of a circuit
is:
P =
1
2
V
2
dd
f
X
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p
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C
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(1)
In this equation, f is the frequency of operation, C
i
is a
capacitance and p
i
is the probability of a power consuming
signal transition on C
i
in one clock period. The index i
ranges over all capacitances in the circuit. The expression
is valid for any degree of granularity: one can enumerate
all separate capacitances, but may try to group into a sin-
gle C
i
value as many capacitances as possible that have
the same switching probability p
i
. Therefore, one can also
say that the challenge of high-level power estimation is to
nd models that provide sucient accuracy while keeping
the number of elements in the summation of Equation 1
as small as possible. Overviews of methods for high-level
power estimation can be found in recently published review
papers [16{18].
Many methods for high-level power estimation make use
of macro-models. These are functional descriptions that
compute power values for specic hardware modules (func-
tional units, memories, etc.) as a function of module pa-
rameters (e.g. word lengths) and statistical parameters re-
lated to input signal activities. The research reported in
this paper is based on such a macro-modeling method: the
dual-bit-type (DBT) method introduced by Landman and
Rabaey [19]. Its principles and some modications are ex-
plained in the next section.
High-level estimation methods should, if possible, cor-
rectly model temporal and spatial correlations of signals.
When signal values in a data stream do not change too
fast, the switching activity as a result of this data stream
will be less than e.g. a data stream consisting of random
values. The signal values are temporally correlated. It may
also be that signals belonging to dierent data streams si-
multaneously change their values (because they e.g. were
both generated from one original signal). These signals are
spatially correlated. Estimation methods that assume a
\uniform white noise" (UWN) model for all signals, such
as the one described in [20], have the tendency to strongly
overestimate the power consumption with respect to meth-
ods that take signal correlations into account [21]. In the
UWN model that assumes random signal values, the prob-
ability that a bit will make the power-consuming transition
0! 1 for subsequent signal values is 0.25 (this transition is
then as likely as the three other possible transitions 0! 0,
1! 0, and 1! 1).
IV. The Dual-Bit-Type Power Estimation
Method
In this section, the main lines of the method are ex-
plained. The discussion closely follows the ideas of [19]
although it has been inuenced by the authors' implemen-
tation of the method in some places. The next section more
concretely deals with this implementation.
The DBT method owes its name to the fact that it par-
titions the bits of a data word into two types: the higher-
order bits (or sign bits) that do not change often for sub-
sequent signal values in a data stream, and lower-order
bits (or UWN bits) that show random behavior. It is as-
sumed that the data words in a stream of signal values are
encoded as two's-complement xed-point integers in the
range [ 1; 1) as is often the case in DSP. The stream is
characterized by the following parameters: the number of
bits m in the fractional part of the data word (the data
word has m + 1 bits in total), the average signal value ,
2
the variance 
2
, and the correlation of a signal value with
its previous value in the stream . The following expres-
sions are used to compute two break points B
0
and B
1
with
m  B
1
 B
0
. The break points are bit indices (the lower
the index value, the less signicant the bit). B
1
limits the
sign bits and is found from:
B
1
= m log
2
 + log
2

p
1  
2
+ jj=8

B
0
limits the UWN bits and is found from:
B
0
= m log
2
(jj+ 3)
A justication for these expressions is given in the appendix
of [19]. As the DBT method does not give a separate treat-
ment to the bits between B
1
and B
0
, a single break point
B halfway between these two position is actually used in
the modeling: B =
B
0
+B
1
2
.
The DBT method gives a special treatment to sign-bit
transitions. The sign bits of two subsequent signal values
can remain unchanged (positive or negative), can change
from positive to negative or the other way around. These
transitions can respectively be denoted by ++, --, +-, and
-+.
With respect to Equation 1, the DBT model rst of all
considers all hardware units separately (so, dierent units
have dierent C
i
values). Besides, multiple C
i
values are
considered for each hardware unit related to whether the
consumption due to sign or UWN bits is computed. In the
case of sign bits, the dierent sign-bit transitions just men-
tioned are each taken into account separately. Basically,
the term p
i
C
i
in Equation 1 for a hardware unit i is then
written as:
p
i
C
i
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B
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C
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+
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m+ 1
X
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C
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where S
i
is the set of possible sign transitions for hardware
unit i, and C
i;UWN
, C
i;
are eective capacitances associ-
ated with specic signal behaviors, and p

is the proba-
bility for sign-bit transition . In the case of a hardware
unit with multiple inputs the value B in the equation is ob-
tained through averaging of the B values of the individual
input streams.
The constitution of the set of possible sign transitions S
i
depends on the considered hardware unit i. In the case of
a register that simply copies its input data to its output,
for example, the four transitions ++, --, +-, and -+ are
sucient. A functional unit such as an adder has, however,
two inputs. Besides, its output may or may not change
for specic combinations of input sign transitions. In such
a case, a transition is denoted by a concatenation of the
two input transitions and the output transition. Example:
++/+-/++ denotes the situation in which both inputs (and
by implication) the output are initially positive and where
the second input switches to negative without that the sign
of the output is aected.
The eective capacitance values depend, of course, on the
size of hardware units. In the DBT method, an eective
Fig. 2. The dierent parts of the DBT estimation method.
capacitance C
i;
,  2 S
i
[ fUWNg, is therefore written as
an inner product:
C
i;
= C
i;
N
i
(3)
where C
i;
is a capacitive coecient vector and N
i
is a
complexity parameter vector. The latter vector has as many
elements as is necessary to achieve sucient modeling accu-
racy. Considering e.g. a p q multiplier, it seems logical to
choose N
i
=

p q

T
. In the research reported here, only
square multipliers have been considered which resulted in
a scalar complexity parameter. Experiments with alterna-
tive complexity parameter vectors for multipliers have been
reported in [22].
The computational eort necessary to perform estima-
tions according to the DBT method is distributed into three
stages:
1. Hardware characterization. This computation only
needs to be performed once at the moment that the
module library is composed. The goal of this compu-
tation is to obtain all capacitive coecient vectors for
all modules and all signal transitions.
2. IDFG simulation. This computation should be per-
formed for each new algorithm to be synthesized. The
computation collects data streams for each edge of the
IDFG that result from a typical input data stream.
3. RT-level power estimation. This is the only compu-
tation that should be repeated for each tentative so-
lution investigated by the synthesis algorithm. Here
the eect of merged data streams from the IDFG (as
a consequence of resource sharing) is taken into ac-
count to compute the B values for each stream. These
statistics are combined with the characterization data
collected in the rst step to derive the power consump-
tion of the specic solution following Equations 1 and
2.
These main ideas of the DBT method are summarized in
Fig. 2 (in the gure, \HLS" stands for \high-level synthe-
sis").
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V. Hardware-Unit Models
In this section, all hardware units and their DBT models
that are used in the hardware model (see Section II), are
presented.
A. Functional Units
The IDFGs that are considered for synthesis, only have
additions and multiplications as mathematical operations
and, therefore, the only FUs in the synthesized hardware
are adders and multipliers. Adders are characterized by a
scalar complexity parameter (a single element vector N
i
in Equation 3): the word length of its inputs as is also
reported in [19].
The multiplications encountered in most digital lters
concern the computation of the product of a constant and
a data value. It is not accurate to consider a data stream
of (possibly multiplexed) constants as a stochastic stream
whose bits can be partitioned in sign and random bits. The
most accurate way to deal with constants is to take them
into account during characterization. It is not sucient
to repeat characterization for each constant; one should
consider all possible pairs of constants in order to deal with
multiplexing (resource sharing). Using the constant values
during characterization, however, contradicts the principles
of the DBT method that characterizes the hardware units
without knowledge of the algorithms for which the units
will be used.
After some experimenting the following solution was cho-
sen (the solution is somewhat dierent from the one pro-
posed by Landman [23]). Although the module library con-
tains a single multiplier, this hardware unit was character-
ized in two ways. The rst way models the multiplier sim-
ilarly to the adder of which the bits of both input streams
can be divided into sign and random bits. For the sake of
simplicity, only square multipliers (with equal word length
for both operands) were considered for which a scalar com-
plexity parameter was sucient.
The second way models the multiplier as a gain, a mul-
tiplier of which one input does not change while the other
makes a transition. The input stream not carrying the con-
stant determines the UWN and sign-transition regions and
for both regions, a distinction is made between the constant
input being positive or negative. This means that multi-
ple eective capacitances are used for the UWN region as
well (the single rst term in Equation 2 becomes a summa-
tion over all possible transitions weighted by their proba-
bilities). The transitions in the UWN region are: nn/UU
(a negative constant on the rst input and UWN on the
other), UU/nn, pp/UU, and UU/pp. An example of a transi-
tions in the sign-bit region is: nn/-+ (a negative constant
on the rst input and a negative-to-positive sign transition
on the second input). In order to obtain the eective ca-
pacitance values during characterization, random constant
values are used and the characterization is repeated until
the eective capacitance values have converged suciently.
Power estimation uses the \gain model" when two subse-
quent data values at a multiplier's input do not change and
the \multiplier model" otherwise.
B. The Register
The DBT model of the register is very simple. As this
hardware unit only has one input, Equation 2 can directly
be used with only four sign transitions. A scalar complexity
parameter, viz. the word length is sucient. By the way,
the input registers of the functional units (see Section II)
are taken into account as part of the functional-unit DBT
models.
C. The Controller
A controller is by its nature not part of the data path
and cannot be modeled by the DBT method. Dierent pos-
sibilities for controller macromodels are discussed in [24].
Here, a simple model for the controller has been used based
on the parameters N
S
(the number of states) and N
O
(the
number of output bits; remember that the controller does
not have inputs). The p
i
C
i
value of Equation 1 is computed
from:
p
c
C
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where the subscript c for i refers to \controller". The ca-
pacitive coecients are found by generating random con-
trollers for a wide range of values for N
S
and N
O
and com-
puting the values C
1
to C
6
that minimize the error of the
outcome of Equation 4 with respect to the values obtained
by gate-level simulation. The controllers were implemented
using random logic.
D. Interconnections
The problem of power models for interconnections can be
divided into prediction of the switching activity for each
net and capacitance estimation for each net. Switching
activity prediction is quite straightforward: the activity
of controller output bits is exactly known and the DBT
method can be used for data-path interconnections. In
both cases, the only transition that matters is 0! 1.
The estimation of capacitances for interconnections
amount to wire length estimation. The problem of estimat-
ing wire lengths on the basis of an RT-level netlist is not
trivial. Experiments based on a few high-level parameters
derived from the netlist have not given suciently accurate
results [25] and are, therefore, not discussed here. Other
research on standard-cell implementations of netlists ob-
tained by architectural synthesis also shows that the area
occupied by interconnections is highly variable [26]. For
more accurate results more sophisticated wire length esti-
mation models such us used in [24] are necessary. They
will be investigated as part of future research.
VI. Experimental Results
The DBT method as described above has been veri-
ed for a small IDFG example, the second-order IIR l-
ter shown in Fig. 3. Dierent solutions obtained by a
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Fig. 3. The IDFG of a second-order lter section.
TABLE I
Solution characteristics.
Name #add #mul #reg #TD T
0
area (M
2
)
A 1 1 4 17 13 3.3
B 2 2 3 18 9 5.6
C 1 3 3 16 9 7.1
D 2 4 2 10 7 8.3
relatively straightforward architectural synthesis program
specially written in C++ for this project [25] have been
generated and analyzed. The synthesis program gener-
ates nonoverlapped schedules [27] and does not perform
transformations such as \retiming for resource utilization"
[28] (estimation rather than synthesis was the main goal
of this project). The output of the program consists of
synthesizable VHDL for the Compass ASIC Synthesizer.
The dierent solutions were synthesized down to the lay-
out level using the low-power CSEL LIB Version 3.0 stan-
dard cell library for the alp1lv 1 technology provided by
E.M. Microelectronic-Marin SA. Power simulations were
performed using the gate-level power simulator provided
together with CSEL LIB. The power consumption of the
same solutions were estimated using the DBT method us-
ing specially developed software written in C++. The results
are summarized in this section; a full presentation of the
results can be found in [25].
The four solutions for the IDFG benchmark example
have been labeled A, B, C, and D. Table I shows the numbers
of adders, multipliers, registers, and tristate drivers (TDs)
used in each solution, as well as each solution's iteration
period T
0
(the number of control steps per iteration) and
area (in 10
6

2
). The word length of all data signals and
constants was set to 16 for all solutions.
The energy per iteration in nJ for each solution as pre-
dicted by the DBT model and computed by gate-level sim-
ulation is given in Table II. Besides, the table shows the
percentage of error of the estimation with respect to the
gate-level simulation value. The same speech signal of 100
samples has been used for all simulations and estimations.
As the interconnection estimation is not yet usable, the
TABLE II
DBT estimation evaluation.
Gate-level value DBT estimation Error
Name (nJ/iter.) (nJ/iter.) (%)
A 18.2 21.6 +19
B 16.8 19.6 +17
C 14.2 17.2 +21
D 11.7 13.4 +15
TABLE III
Energy with and without interconnect.
With interconnect Without interconnect
Name (nJ/iter.) (nJ/iter.)
A 32.9 18.2
B 29.1 16.8
C 26.2 14.2
D 20.6 11.7
part of the power consumed by interconnection has been
kept out of the comparison. For the sake of illustration, the
gate-level simulation values including and excluding inter-
connections are shown in Table III. It can be seen that the
energy values almost double when interconnect is taken
into account.
A few observations can be made about the data in Ta-
ble II. First of all, the power ranking of the solutions is
correct for the DBT method as implemented here and the
estimation method could be used by low-power synthesis
system to select solutions with minimal power. Even when
the error in estimation of 15 to 20 percent is quite high
compared to the results in e.g. [21], all error values are
close to each other. This systematic error can perhaps be
eliminated by ne-tuning the estimation method. A third
observation is that the power decreases with the increase
of the parallelism in the data path (the number of mul-
tipliers increases from 1 to 4 in the solutions, while the
example has 5 multiplications). This is, of course, in ac-
cordance with the expectation as fewer data streams need
to be multiplexed.
More detailed results of the solution named C are given
in Table IV. As expected, the multipliers consume most
of the power. It should be noted that multiplier mul1 is
activated three times per iteration, while the multipliers
mul2 and mul3 are only activated once. However, its power
consumption is not three times but at least seven times
larger than the consumption of the other two. This eect
should be attributed to the multiplexing of temporarily
correlated data streams which clearly cannot be neglected.
The DBT method correctly deals with this eect.
VII. Conclusions
This paper has presented a power estimation approach
that is suitable for architectural synthesis of DSP algo-
rithms. The DBT method is the basis for this approach.
One of the main extensions to the method is the handling
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TABLE IV
Detailed results for Solution C.
Gate-level value DBT estimation
Part (nJ/iter.) (nJ/iter.)
add1 0:90 0:75
mul1 10:2 12:6
mul2 1:41 1:67
mul3 1:13 1:66
reg1 0:098 0:073
reg2 0:048 0:034
reg3 0:049 0:039
controller 0:30 0:37
of multiplications with a constant. Experiments show that
the estimation is quite accurate with respect to gate-level
simulations and especially gives the right ranking with re-
spect to power consumption for a set of architectural syn-
thesis solutions. Future research should especially concen-
trate on accurate wire length estimations as a considerable
part of the total power is dissipated in the interconnections.
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